INTRODUCTION
The Long Term Evolution (LTE) is an advanced standard for wireless voice and data communication. It is considered a development for the 2G and 3G standards. The main advantages of the LTE, also known as 4G, over the 2G and 3G systems are utilizing a higher peak data rates in both Uplink of 50 Mbps and Downlink of 100 Mbps, scalable bandwidth, and improved spectral efficiency of 5 bps/Hz for Downlink and 2.5 bps/Hz for Uplink. The Physical layer of LTE system applies advanced modulation and coding technologies that are new to cellular applications. OFDM is used in the Downlink while the Single Carrier Frequency Division Multiple Access (SC-FDMA) is used in the Uplink. Also, Multiple Input Multiple Output (MIMO) data transmission and scalable bandwidth scheme up to 20 MHz are utilized in LTE [1] [2] [3] [4] [5] .
The continued increase in the number of users of mobile communications all over the world, motivated researchers to search for a unified wireless platform. This will enable the mobile users to conduct business and exchange data easily while moving elsewhere in the world. The new features of LTE made it the promising platform intended for the advancements in mobile communications [6] . In the last few years many researchers are concerned with the development of implementation methods and techniques for the building blocks of the LTE physical layer. So, an extensive research work is directed to the implementation of the building blocks of this system using different platforms [7] [8] [9] [10] .
This paper presents the FPGA design and implementation of the transmitter of LTE downlink physical layer according to release 8 and 9 using Xilinx package version 12.1. All the stages of transmitter are modeled and implemented on Virtex 6 XC6VLX240T FPGA kit.
TRANSIMITTER IMPLEMENTATION
The LTE implementation in this paper is built according to specifications of LTE in release 9 with FDD frame structure. The implemented system parameters are as follows [11] :
The number of sub-channels: 15.  Number of sub-carrier:180.  The IFFT size: 256.

The turbo encoder/decoder rate: 1/3.  The data input for one OFDM symbol: 96 bits. Fig 1 shows the block diagram of the implemented transmitter. The transmitter consists of the blocks: the cyclic redundancy check CRC, the segmentation block, the turbo encoder, the rate matching block, the scrambler, the mapper, the inverse Fourier transform block IFFT, and the cyclic prefix insertion block. The first operation in the transmitter is the Cyclic Redundancy Check (CRC); which add redundancy bits for error detection at the receiver. Then the Segmentation block split up the transport block into multiple segments for the LTE turbo encoder limitation. Rate Matching and Scrambler serves for more security to transmitted data. The OFDM comprise the mapping block which maps bits on QAM symbols, the IFFT block which converts the QAM symbols from frequency domain to time domain, and Cyclic Prefix (CP) insertion for combating the Inter Symbol Interference (ISI) and Inter Carrier Interference (ICI).
In the following sections, we will show the VHDL model and FPGA implementation of the different building blocks of this transmitter. 
CYCLIC REDUNDANCY CHECK AND SEGMENTATION
There are two types of the CRC blocks in the transmitter. The first one is the first block in the transmitter and it is an independent block. The function of this block is to add 24 redundancy bits at the start of each transport block for sake of detecting errors in the whole transport block. According to the specification, the polynomial used in this block is called "g CRC24A " and it follows the equation [12] :
Where D n is the location that will be occupied by "1".
The transport block data is modulo 2 divided by this generator polynomial of 24 bits sequence and the remainder is the CRC bit sequence that will be added to the start of the transport block. In case of a transport block has a length greater than 6144 bits, it will be segmented and another CRC bits will be added to each segment. This block is modeled using the hardware description language VHDL and implemented on Xilinix Vertix 6 FPGA chip. The implementation is validated by assuming an input data sequence of 25 ones, then the CRC output data must be "011110011011001100000100" To enable the Turbo Encoder from handling the data correctly, if the length of the input transport block is greater than 6144, then the transport is split into multiple segments. In this case, another CRC code is added to detect the error in every segment. The CRC inside the segmented block is calculated according to a different polynomial than that used previously in the first CRC block. The polynomial used is called"g CRC24B " and follows the equation [12] :
The output of the first CRC block, which take 49 bits, is utilized an input to the segmentation block. The 49 bits are segmented into 3 segments. The segmentation process is constructed according to the standards [12] of release 9 section (5. 
turbo encoder
The third block in the LTE transmitter is the Turbo Encoder. The transmitted bits for trellis termination shall then be [11] :
Where K is the number of input bits.
The turbo encoder is automatically generated by the Xilinx core. A test bench is developed to validate the operation of this block using Matlab. The input and output sequences of the correctly operating turbo encoder must be as follows: The testing results of the implemented turbo encoder generated by Xilinix core is shown in Fig 5. Comparing the output testing results with that of the test bench according to the Matlab, full agreement is found. 
rate matching
The next stage is the Rate Matching block. The function of this block is to add more security for the transmitted data and more immunity against the channel errors. Fig 6 shows the schematic diagram of the rate matching block.
Sub-block interleaver

Sub-block interleaver Bit collection virtual circular buffer
Bit selection and pruning The operation of the Sub-block interleaver is to reorder the positions of the input bit stream according to Table 1 . Table 1 : Inter-column permutation pattern for sub-block interleaver [12] .
The function of the bit collection is to group the three sequences into one output sequence by taking all the bits of the ) 0 ( This block is modeled using the hardware description language VHDL and implemented on Xilinix Vertix 6 FPGA chip. A test bench is developed to validate the operation of this block using Matlab . Fig 8a and 8b show the testing results of implemented Rate Matching block. Fig 8a shows the three input streams before and after the interleaving process while Fig 8b shows the output stream of the Rate Matching block. The output bit sequence is identical to that obtained by Matlab, which verifies the correctness of the design of this block. 
Scrambler
The next stage is the Scrambler. There are two main functions for the Scrambler; which are increasing the system security and prevent long sequences of ones ore zeros in the transmitted data to facilitate the clock regeneration in the receiver. The two functions are done through using a Pseudo Random Sequence Generator (PRSG) having a length of 31 bits that is Xored with the data to produce the Scrambler output.
Following the same procedure with the previous building blocks, The testing results of the implemented scrambler is shown in Fig 9, where "data_in" is the input data to Scrambler, "q_out" is the output from the PRSG, and "data_out" is the output data from Scrambler such that (data_out = data_in Xor q_out). Here also we validated the correct operation of the implemented scrambler. 
Mapper
The output data from the Scrambler is the input to the Mapper block, the implementation of the Mapper is carried out by assigning QAM symbols to the input bits according to the constellation diagram. The RTL Schematic of the mapper is shown in Fig 10. Following the same steps of the modeling, implementation and testing as before, the testing output results of the mapper is depicted in Fig 11. Validation showed that the circuit operates correctly. 
IFFT and Cyclic Prefix
The last two operations in the transmitter increase the bandwidth efficiency through orthogonality by using the Inverse Fast Fourier Transform IFFT and preventing the transmitted symbols from ISI and ICI through the insertion of Cyclic Prefix CP. Both the IFFT block and the CP block with the desired specifications are automatically generated by Xilinx. For the implementation here we use 256 IFFT size (38*2 NULLS + 180 data + pilots). Then the output will be 256 samples for the IFFT . Fig 12a and 12b show the input and output of the implementation of the IFFT core by Xilinx. While Fig 13 shows the implementation of the CP adding by Xilinx according the specifications for short CP, we repeated the first 144 samples at the end of ODFM symbol). As has been done with the previous blocks, the verification of the output signals are carried out by comparing them with that of the Matlab implementation 
Final transmitter implementation
The whole Transmitter implementation is shown in The Transmitter resources utilization table on the Virtex 6 FPGA is shown in table (2) . It is clear from the table that the LTE transmitter physical layer utilizes a small fraction of resource blocks from Vittix 6. The chip can utilize the receiver an addition to the transmitter. This will be carried out in the near future. 
CONCLUSION
In this paper all the stages of the LTE downlink physical lay transmitter are modeled using Xilinx® ISE® Design Suite version 12.1 and implemented on Virtex 6 XC6VLX240T FPGA kit. Applying the Software Defined Radio (SDR) technology in the implementation of this promising standard facilitates applying the anticipated modifications and enhancements that will occur to that standard. It is found that the whole LTE transmitter physical layer consumes a small fraction of the Virtix 6 chip. The chip can accommodate also the the LTE receiver physical layer. This will be done in the near future.
